

MT7628/7688

802.11 b/g/n Wi-Fi APSoC chip

EEPROM Content Programming

guide

Version: 2.0
Release date: 2014-09-15



Document Revision History

EEPROM Changes LOG

Revision	Date	Author	Change Log
1.0	2014/7/16	PeterCT Wu	Formal Released
2.0	2014/9/15	PeterCT Wu	1. Define MAC0: 0x28~0x2D, MAC1: 0x2E ~ 0x33 2. Define 0x24[4] : 1x1 downgrade package 3. Define 0x24[3:0]: IO setting (for 7628N) 4. Re-define 0xF8[7:0] definition (delete bit[7]:valid) and default is 0xA 5. Define 0xC6 ~ 0xD6 (Temperature compensation) 00 00 00 1A 22 2A 31 35 - 01 35 39 40 46 4D 7F 7F - 7F 6. Define 0xF4=C0 (XTAL calibration) 7. Define TSSI offset (AN) 0x57=CA, 0x5D=CA (KN) 0x57=C8, 0x5D=C8 8. Remove 0x40 (define on 0x35) 9. Rev2_0

Table of Contents

Document Revision History	3
Table of Contents	4
1 General Description	6
1.1 General Descriptions	6
2 MT7628/7688 EEPROM Layout	7
2.1 Chip ID (0x00h)	10
2.2 Layout Revision ID (0x02h)	10
2.3 WIFI MAC Address(0x04h)	11
2.4 WIFI MAC Address(0x28h)	12
2.5 WIFI MAC Address(0x2Eh)	13
2.6 NIC Configuration 0 (0x34h)	14
2.7 NIC Configuration 1 (0x36h)	14
2.8 Country Region Code for 2.4G band (0x39h)	16
2.9 LED Mode (0x3Bh)	16
2.10 NIC Configuration 2 (0x42h)	17
2.11 RSSI Offset for 2.4G band (0x46h)	17
2.12 20M/40M BW Power Delta for 2.4G band (0x50h)	18
2.13 Temp. Sensor Calibration (0x55h)	18
2.14 2.4G Tx0 Power Slope /offset (0x56h~0x57h)	19
2.15 2.4G Tx0 Target Power (0x58h)	20
2.16 2.4G Tx0 Power Low/Middle/High Channel (0x59h ~ 0x5Bh)	20
2.17 2.4G Tx1 Power Slope /offset (0x5Ch~0x5Dh)	22
2.18 2.4G Tx1 Target Power (0x5Eh)	22
2.19 2.4G Tx1 Power Offset Low/Middle/High Channel(0x5Fh~0x61h)	23
2.20 2.4G Tx rate power configuration (0xA0h~0xBFh)	24
2.21 External LNA (0xC0h)	30
2.22 2.4GHz Step Number (0xC6h)	32
2.23 Frequency offset (0xF4h ~ 0xF6h)	36



2.24 Reserved for Customer (0x140h~0x1EFh) 38

1 General Description

1.1 General Descriptions

The MT7628/7688 EEPROM layout provides configuration for vendor/product ID, MAC Address, SW setting, RF TX power setting.

2 MT7628/7688 EEPROM Layout

Module name: EEPROM Base address: (+0h)

Name	Offset	Type	Byte	Reset	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CHIP ID	0000	DC	1	76	CHIP_ID[15:8]							
			0	28	CHIP_ID[7:0]							
EEPROM REV	0002	DC	1	02	REL_REV							
			0	00	ENG_REV							
WLAN MAC B1B0	0004	RW	1	0C	MAC_ADDR_L[15:8]							
			0	00	MAC_ADDR_L[7:0]							
WLAN MAC B3B2	0006	RW	1	E1	MAC_ADDR_M[15:8]							
			0	43	MAC_ADDR_M[7:0]							
WLAN MAC B5B4	0008	RW	1	28	MAC_ADDR_H[15:8]							
			0	76	MAC_ADDR_H[7:0]							
MACo B1B0	0028	RW	1	0C	MACo_ADDR_L[15:8]							
			0	00	MACo_ADDR_L[7:0]							
MACo B3B2	002A	RW	1	E1	MACo_ADDR_M[15:8]							
			0	43	MACo_ADDR_M[7:0]							
MACo B5B4	002C	RW	1	29	MACo_ADDR_H[15:8]							
			0	76	MACo_ADDR_H[7:0]							
MAC1 B1B0	002E	RW	1	0C	MAC1_ADDR_L[15:8]							
			0	00	MAC1_ADDR_L[7:0]							
MAC1 B3B2	0030	RW	1	E1	MAC1_ADDR_M[15:8]							
			0	43	MAC1_ADDR_M[7:0]							
MAC1 B5B4	0032	RW	1	2A	MAC1_ADDR_H[15:8]							
			0	76	MAC1_ADDR_H[7:0]							
NIC CONFIG 0	0034	RW	1	34	EXT_PA_A NTSEL	BOARD_TY PE		EXT_PA_D RV	EXT_2P4G PA	EXT_5G_P A		
			0	22	TX_PATH				RX_PATH			
NIC CONFIG 1	0036	RW	1	00	DAC TEST		TSSI COM P	ANT_DIV_C TRL			BW_4 0M_2 P4G	
			0	00	WPS			WF1 AUX	WF0 AUX	TX_P OWE R	HW RADI O	
COUNTRY REG	39	RW	0	00	BAND_2P4G							
LED MODE	3B	RW	0	01	LED_CTRL							
NIC CONFIG 2	0042	RW	1	00				TEMP CO MP	XTAL_OPT	ANT DIV		
			0	22	TX_STREAM				RX_STREAM			
EXT LNA GAIN	44	RW	0	00	EXT_LNA_2P4G							
RSSI OFST	0046	RW	1	00	RSSI1_OFST							
			0	00	RSSIo_OFST							
TX POWER DELT A	50	RW	0	82	DELT A_EN	DELT A_IN	DELTA					

						C	
TEMP SEN CAL	55	RW	0	Bo	TEMP CO MP_E N	THADC_SLOP	
TXo PA TSSI LSB	56	RW	0	Co	TXo_PA_TSSI_OFST		TXo_PA_TSSI_SLOP
TXo PA TSSI MSB	57	RW	0	CC	TXo_PA_TSSI_OFST		
TXo POWER	58	RW	0	23	TXo_TX_PWR		
TXo PWR OFST L	59	RW	0	00	TXo_ TX_P WR_ EN	TXo_ TX_P WR_I NC	TXo_TX_PWR_OFST_L
TXo PWR OFST M	5A	RW	0	00	TXo_ TX_P WR_ EN	TXo_ TX_P WR_I NC	TXo_TX_PWR_OFST_M
TXo PWR OFST H	5B	RW	0	00	TXo_ TX_P WR_ EN	TXo_ TX_P WR_I NC	TXo_TX_PWR_OFST_H
TX1 PA TSSI LSB	5C	RW	0	40	TX1_PA_TSSI_OFST		TX1_PA_TSSI_SLOP
TX1 PA TSSI MSB	5D	RW	0	CC	TX1_PA_TSSI_OFST		
TX1 POWER	5E	RW	0	23	TX1_TX_PWR		
TX1 PWR OFST L	5F	RW	0	00	TX1_ TX_P WR_ EN	TX1_ TX_P WR_I NC	TX1_TX_PWR_OFST_L
TX1 PWR OFST M	60	RW	0	00	TX1_ TX_P WR_ EN	TX1_ TX_P WR_I NC	TX1_TX_PWR_OFST_M
TX1 PWR OFST H	61	RW	0	00	TX1_ TX_P WR_ EN	TX1_ TX_P WR_I NC	TX1_TX_PWR_OFST_H
TX PWR CCK 0	A0	RW	0	C6	TX_P WR_ COM P_EN	TX_P WR_I NC	TX_PWR_DELTA
TX PWR CCK 1	A1	RW	0	C6	TX_P WR_ COM P_EN	TX_P WR_I NC	TX_PWR_DELTA
TX PWR OFDM 0	A2	RW	0	C6	TX_P WR_ COM P_EN	TX_P WR_I NC	TX_PWR_DELTA
TX PWR OFDM 1	A3	RW	0	C6	TX_P WR_ COM P_EN	TX_P WR_I NC	TX_PWR_DELTA
TX PWR OFDM 2	A4	RW	0	C6	TX_P WR_ COM P_EN	TX_P WR_I NC	TX_PWR_DELTA
TX PWR OFDM 3	A5	RW	0	C6	TX_P WR_ COM P_EN	TX_P WR_I NC	TX_PWR_DELTA
TX PWR OFDM 4	A6	RW	0	C6	TX_P	TX_P	TX_PWR_DELTA

					WR_COM_P_EN	WR_I_NC	
<u>TX_PWR_HT_MCS_0</u>	A7	RW	0	C6	TX_PWR_COM_P_EN	TX_PWR_I_NC	TX_PWR_DELTA
<u>TX_PWR_HT_MCS_1</u>	A8	RW	0	C6	TX_PWR_COM_P_EN	TX_PWR_I_NC	TX_PWR_DELTA
<u>TX_PWR_HT_MCS_2</u>	A9	RW	0	C6	TX_PWR_COM_P_EN	TX_PWR_I_NC	TX_PWR_DELTA
<u>TX_PWR_HT_MCS_3</u>	AA	RW	0	C6	TX_PWR_COM_P_EN	TX_PWR_I_NC	TX_PWR_DELTA
<u>TX_PWR_HT_MCS_4</u>	AB	RW	0	C6	TX_PWR_COM_P_EN	TX_PWR_I_NC	TX_PWR_DELTA
<u>TX_PWR_HT_MCS_5</u>	AC	RW	0	C6	TX_PWR_COM_P_EN	TX_PWR_I_NC	TX_PWR_DELTA
<u>TX_PWR_HT_MCS_6</u>	AD	RW	0	C6	TX_PWR_COM_P_EN	TX_PWR_I_NC	TX_PWR_DELTA
<u>EXT_LNA_RX_GAIN</u>	C0	RW	0	00			EXT_LNA
<u>EXT_LNA_RX_NF</u>	C1	RW	0	00			EXT_LNA
<u>EXT_LNA_RX_P1dB</u>	C2	RW	0	00			EXT_LNA
<u>EXT_LNA_BP_GAIN0</u>	C3	RW	0	00			EXT_LNA
<u>EXT_LNA_BP_GAIN1</u>	C4	RW	0	00			EXT_LNA
<u>EXT_LNA_BP_P1dB</u>	C5	RW	0	00			EXT_LNA
<u>STEP_NUM_NEG_7</u>	C6	RW	0	00			STEP_NUM
<u>STEP_NUM_NEG_6</u>	C7	RW	0	00			STEP_NUM
<u>STEP_NUM_NEG_5</u>	C8	RW	0	00			STEP_NUM
<u>STEP_NUM_NEG_4</u>	C9	RW	0	1A			STEP_NUM
<u>STEP_NUM_NEG_3</u>	CA	RW	0	22			STEP_NUM
<u>STEP_NUM_NEG_2</u>	CB	RW	0	2A			STEP_NUM
<u>STEP_NUM_NEG_1</u>	CC	RW	0	31			STEP_NUM
<u>STEP_NUM_NEG_0</u>	CD	RW	0	35			STEP_NUM
<u>STEP_NUM_REF</u>	CE	RW	0	01			STEP_REF
<u>STEP_NUM_TEMP</u>	CF	RW	0	35			STEP_TEMP
<u>STEP_NUM_POS_1</u>	D0	RW	0	39			STEP_NUM
<u>STEP_NUM_POS_2</u>	D1	RW	0	40			STEP_NUM
<u>STEP_NUM_POS_3</u>	D2	RW	0	46			STEP_NUM
<u>STEP_NUM_POS_4</u>	D3	RW	0	4D			STEP_NUM

STEP_NUM_POS_5	D4	RW	0	7F	STEP_NUM	
STEP_NUM_POS_6	D5	RW	0	7F	STEP_NUM	
STEP_NUM_POS_7	D6	RW	0	7F	STEP_NUM	
XTAL_CAL	F4	RW	0	Co	XTAL_CAP_VLD	XTAL_CAP
XTAL_TRIM2	F5	RW	0	00	XTAL_TRIM2_M2_N XTAL_TRIM2_D2_EC	XTAL_TRIM2
XTAL_TRIM3	F6	RW	0	00	XTAL_TRIM3_M3_N XTAL_TRIM3_D3_EC	XTAL_TRIM3

2.1 [Chip ID \(0x00h\)](#)

0000 **CHIP_ID** **Chip Identifier** **7628**

Bit	15	14	13	12	11	10	9	8
Name	CHIP_ID[15:8]							
Type	DC							
Reset	0	1	1	1	0	1	1	0
Bit	7	6	5	4	3	2	1	0
Name	CHIP_ID[7:0]							
Type	DC							
Reset	0	0	1	0	1	0	0	0

Bit(s)	Name	Description
15:0	CHIP_ID	Chip ID

2.2 [Layout Revision ID \(0x02h\)](#)

0002 **EEPROM_REV** **EEPROM Revision** **0200**

Bit	15	14	13	12	11	10	9	8
Name	REL_REV							
Type	DC							
Reset	0	0	0	0	0	0	1	0
Bit	7	6	5	4	3	2	1	0
Name	ENG_REV							
Type	DC							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:8	REL_REV	Revision for formal release

Bit(s)	Name	Description
7:0	ENG_REV	Revision for engineer sample

2.3 WIFI MAC Address(0x04h)

0004 WLAN MAC B1B0 **WLAN
MAC
Address
Low Byte** **0C00**

Bit	15	14	13	12	11	10	9	8
Name	MAC_ADDR_L[15:8]							
Type	RW							
Reset	0	0	0	0	1	1	0	0
Bit	7	6	5	4	3	2	1	0
Name	MAC_ADDR_L[7:0]							
Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	MAC_ADDR_L	WLAN MAC Address Byte 1/0

0006 WLAN MAC B3B2 **WLAN
MAC
Address
Middle
Byte** **E143**

Bit	15	14	13	12	11	10	9	8
Name	MAC_ADDR_M[15:8]							
Type	RW							
Reset	1	1	1	0	0	0	0	1
Bit	7	6	5	4	3	2	1	0
Name	MAC_ADDR_M[7:0]							
Type	RW							
Reset	0	1	0	0	0	0	1	1

Bit(s)	Name	Description
15:0	MAC_ADDR_M	WLAN MAC Address Byte 3/2

0008 WLAN MAC B5B4 **WLAN
MAC
Address
High Byte** **2876**

Bit	15	14	13	12	11	10	9	8
Name	MAC_ADDR_H[15:8]							
Type	RW							
Reset	0	0	1	0	1	0	0	0
Bit	7	6	5	4	3	2	1	0
Name	MAC_ADDR_H[7:0]							
Type	RW							

Reset	0	1	1	1	0	1	1	0
-------	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
15:0	MAC_ADDR_H	WLAN MAC Address Byte 5/4

2.4 WIFI MAC Address(0x28h)

0028 **MACo B1B0** **MAC o**
Address **oCoo**
Low Bye

Bit	15	14	13	12	11	10	9	8
Name	MACo_ADDR_L[15:8]							
Type	RW							
Reset	0	0	0	0	1	1	0	0
Bit	7	6	5	4	3	2	1	0
Name	MACo_ADDR_L[7:0]							
Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	MACo_ADDR_L	MAC o (LAN) Address Byte 1/0

002A **MACo B3B2** **MAC o**
Address **E143**
Middle
Byte

Bit	15	14	13	12	11	10	9	8
Name	MACo_ADDR_M[15:8]							
Type	RW							
Reset	1	1	1	0	0	0	0	1
Bit	7	6	5	4	3	2	1	0
Name	MACo_ADDR_M[7:0]							
Type	RW							
Reset	0	1	0	0	0	0	1	1

Bit(s)	Name	Description
15:0	MACo_ADDR_M	MAC o (LAN) Address Byte 3/2

002C **MACo B5B4** **MAC o**
Address **2976**
High Byte

Bit	15	14	13	12	11	10	9	8
Name	MACo_ADDR_H[15:8]							
Type	RW							
Reset	0	0	1	0	1	0	0	1
Bit	7	6	5	4	3	2	1	0
Name	MACo_ADDR_H[7:0]							
Type	RW							
Reset	0	1	1	1	0	1	1	0

Bit(s)	Name	Description
15:0	MACo_ADDR_H	MAC o (LAN) Address Byte 5/4

2.5 WIFI MAC Address(0x2Eh)

002E **MAC1 B1Bo** **MAC 1 Address Low Bye** **oC0o**

Bit	15	14	13	12	11	10	9	8
Name	MAC1_ADDR_L[15:8]							
Type	RW							
Reset	0	0	0	0	1	1	0	0
Bit	7	6	5	4	3	2	1	0
Name	MAC1_ADDR_L[7:0]							
Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	MAC1_ADDR_L	MAC 1 (WAN) Address Byte 1/0

0030 **MAC1 B3B2** **MAC 1 Address Middle Byte** **E143**

Bit	15	14	13	12	11	10	9	8
Name	MAC1_ADDR_M[15:8]							
Type	RW							
Reset	1	1	1	0	0	0	0	1
Bit	7	6	5	4	3	2	1	0
Name	MAC1_ADDR_M[7:0]							
Type	RW							
Reset	0	1	0	0	0	0	1	1

Bit(s)	Name	Description
15:0	MAC1_ADDR_M	MAC 1 (WAN) Address Byte 3/2

0032 **MAC1 B5B4** **MAC 1 Address High Byte** **2A76**

Bit	15	14	13	12	11	10	9	8
Name	MAC1_ADDR_H[15:8]							
Type	RW							
Reset	0	0	1	0	1	0	1	0
Bit	7	6	5	4	3	2	1	0
Name	MAC1_ADDR_H[7:0]							
Type	RW							
Reset	0	1	1	1	0	1	1	0

Bit(s)	Name	Description
15:0	MAC1_ADDR_H	MAC 1 (WAN) Address Byte 5/4

2.6 NIC Configuration 0 (0x34h)

0034 NIC CONFIG 0 **NIC Configuration #0** **3422**

Bit	15	14	13	12	11	10	9	8
Name	EXT_PA_ANTSEL		BOARD_TYPE			EXT_PA_DRV	EXT_2P4G_PA	EXT_5G_PA
Type	RW		RW			RW	RW	RW
Reset	0	0	1	1		1	0	0
Bit	7	6	5	4	3	2	1	0
Name	TX_PATH				RX_PATH			
Type	RW				RW			
Reset	0	0	1	0	0	0	1	0

Bit(s)	Name	Description
15:14	EXT_PA_ANTSEL	External PA ANTSEL Table
13:12	BOARD_TYPE	Board Type
10	EXT_PA_DRV	External PA Driving 0: 16mA 1: 8 mA
9	EXT_2P4G_PA	External 2.4G PA Enable 0: Disable 1: Enable
8	EXT_5G_PA	External 5G PA Enable 0: Disable 1: Enable
7:4	TX_PATH	TX Path Setting These fields are to provide the TX front-end architecture in the system. 0: Reserved. 1: 1 TX front-end in the system. 2: 2 TX front-end in the system. Other: Reserved
3:0	RX_PATH	RX Path Setting These fields are to provide the RX front-end architecture in the system. 0: Reserved. 1: 1 RX front-end in the system. 2: 2 RX front-end in the system. Other: reserved

2.7 NIC Configuration 1 (0x36h)

0036 NIC CONFIG 1 **NIC** **0000**

**Configura
tion #1**

Bit	15	14	13	12	11	10	9	8
Name	DAC_TEST		TSSI_COMP	ANT_DIV_CTRL				BW_40M_2P4G
Type	RW		RW	RW				RW
Reset	0		0	0	0			0
Bit	7	6	5	4	3	2	1	0
Name	WPS				WF1_AUX	Wfo_AUX	TX_POWER	HW_RADIO
Type	RW				RW	RW	RW	RW
Reset	0				0	0	0	0

Bit(s)	Name	Description
15	DAC_TEST	DAC test bit
13	TSSI_COMP	TSSI power compensation enable 0: disable TSSI power compensation , use per-channel ALC code 1: enable TSSI power compensation, TSSI slop offset scheme.
12:11	ANT_DIV_CTRL	Antenna Diversity control 00: disable diversity function (default value). 01: enable diversity function. 10: Fix antenna at main antenna 11: Fix antenna at auxiliary antenna
8	BW_40M_2P4G	40M BW in 2.4GHz band 0: enable 40MHz bandwidth for 2.4GHz band 1: disable 40MHz bandwidth for 2.4GHz band
7	WPS	WPS Push Button Configuration control. 0: disable WPS PBC control (default value). 1: enable WPS PBC control.
3	WF1_AUX	WF1 Aux Rx path selection 0: Use Main path Rx path, board select main rx path as rx data in. 1: Use Aux Rx path, need to set, board select aux rx path as rx data in. In this mode, FW also refer 0xC0~0xC5 as external LNA gain setting.
2	Wfo_AUX	Wfo Aux Rx path selection 0: Use Main path Rx path, board select main rx path as rx data in. 1: Use Aux Rx path, need to set, board select aux rx path as rx data in. In this mode, FW also refer 0xC0~0xC5 as external LNA gain setting.
1	TX_POWER	TX power temperature compensation scheme enable This bit will disable/enable temperature compensation scheme. While this bit is enable, it means Tx power TSSI scheme is disable(0x37 bit5 = 0) and using per-channel Tx ALC code scheme. 0: disable temperature compensation 1: Enable temperature compensation
0	HW_RADIO	HW Radio Control When "hardware radio control" bit is enabled (=1), the driver will read MAC's GPIO[2] status. When GPIO[2] pin is low, the radio is disabled. When GPIO[2] pin is high, the radio is enabled. The Radio ON/OFF is controlled by both software UI and MAC's GPIO[2] pin. 0: disable hardware radio control (default value). 1: enable hardware radio control.

2.8 Country Region Code for 2.4G band (0x39h)

39	<u>COUNTRY_REG</u>	Country Region 2.4G Band	00					
Bit	7	6	5	4	3	2	1	0
Name	BAND_2P4G							
Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	BAND_2P4G	<p>Country Region 2.4G Band</p> <p>Default value = FFh, which means read from INF and registry, more flexible than reading from EEPROM, this is our current InstallShield CCS implementation. We do not recommend customers to read SKU from EEPROM. Value FFh is the default value.</p> <p>CountryCode - specify the domain code, can be FFh or one of the followings,</p> <p>0: CH1 - 11 1: CH1 - 13 2: CH10 - 11 3: CH10 - 13 4: CH14 5: CH1 - 14 6: CH3 - 9 7: CH5 - 13 30: Manual Channel setting (Refer to 0x100~101h for detail) 31: CH1 - 14 (CH1 - 11 active scan, CH12 - 14 passive scan) 32: CH1 - 13 (CH1 - 11 active scan, CH12 ~ 13 passive scan) 33: 802.11b: CH1 to CH14 are active scan. 802.11g/n: CH1 to CH13 are active scan. CH14 is disallowed</p>

Default value = FFh, which means read from INF and registry, more flexible than reading from EEPROM, this is our current InstallShield CCS implementation. We do not recommend customers to read SKU from EEPROM. Value FFh is the default value.

Notes: If set to read SKU from EEPROM, only available if 2.4G Country Region code registers are programmed.

2.9 LED Mode (0x3Bh)

3B	<u>LED_MODE</u>	LED Mode Setting	01					
Bit	7	6	5	4	3	2	1	0
Name	LED_CTRL							
Type	RW							
Reset	0	0	0	0	0	0	0	1

Bit(s)	Name	Description
7:0	LED_CTRL	LED Control Modes

2.10 NIC Configuration 2 (0x42h)

0042 NIC CONFIG 2 **NIC Configuration #2** 0022

Bit	15	14	13	12	11	10	9	8
Name					TEMP_COMP	XTAL_OPT		ANT_DIV
Type					RW	RW		RW
Reset					0	0	0	0
Bit	7	6	5	4	3	2	1	0
Name	TX_STREAM				RX_STREAM			
Type	RW				RW			
Reset	0	0	1	0	0	0	1	0

Bit(s)	Name	Description
11	TEMP_COMP	25C Temper Compensation Disable 1: disable 0: enable
10:9	XTAL_OPT	XTAL Option
8	ANT_DIV	HW ANT Diversity 0: Disable 1: Enable
7:4	TX_STREAM	TX Stream 1: 1 stream 2: 2 stream
3:0	RX_STREAM	RX Stream 1: 1 stream 2: 2 stream

2.11 RSSI Offset for 2.4G band (0x46h)

0046 RSSI OFST **2.4G RSSI Offset** 0000

Bit	15	14	13	12	11	10	9	8
Name	RSSI1_OFST							
Type	RW							
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Name	RSSI0_OFST							
Type	RW							

Reset	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
15:8	RSSI1_OFST	2.4 G RSSI 1 Offset
7:0	RSSI0_OFST	2.4 G RSSI 0 Offset

2.12 20M/40M BW Power Delta for 2.4G band (0x50h)

50	<u>TX_POWER_DELTA</u>	20/40 BW TX Power Delta for 2.4G	82
-----------	------------------------------	---	-----------

Bit	7	6	5	4	3	2	1	0
Name	DELTA_EN	DELTA_INC	DELTA					
Type	RW	RW	RW					
Reset	1	0	0	0	0	0	1	0

Bit(s)	Name	Description
7	DELTA_EN	Power Delta Enable Bit 0: Disable 1: Enable
6	DELTA_INC	Power Delta Increase 0: Decrease 1: Increase
5:0	DELTA	Delta Value 000001: 0.5dBm 000010: 1dBm 000011: 1.5dBm 000100: 2dBm 000101: 2.5dBm 000110: 3dBm 000111: 3.5dBm 001000: 4dBm

Example:

The default calibrated TX power as followings with the TX power delta configuration is **not** enable.

- 40M BW TX power= 14dBm and 20M BW TX power = 14dBm

If want keep 20M BW TX power in 14dBm and reduce 40M BW TX power to 10dBm (delta=4dBm), set 50h = 88h (1000 1000).

2.13 Temp. Sensor Calibration (0x55h)

55	<u>TEMP_SEN_CAL</u>	Temperat ure	Bo
-----------	----------------------------	-------------------------	-----------

Sensor
Calibration

Bit	7	6	5	4	3	2	1	0
Name	TEMP_COMP_EN	THADC_SLOP						
Type	RW	RW						
Reset	1	0	1	1	0	0	0	0

Bit(s)	Name	Description
7	TEMP_COMP_EN	Temperature Compensation Enable [note] Calibration-free Field 0: Disable 1: Enable
6:0	THADC_SLOP	THADC cal read out value This is THADC read out value, this value should follow the temp. formulation to get the temperature. [note] Calibration-free Field

2.14 2.4G Tx0 Power Slope /offset (0x56h~0x57h)

56	<u>TXo PA TSSI LSB</u>	TXo PA TSSI slop and Offset	Co
----	------------------------	-----------------------------	----

Bit	7	6	5	4	3	2	1	0
Name	TXo_PA_TSSI_OFST				TXo_PA_TSSI_SLOP			
Type	RW				RW			
Reset	1	1	0	0	0	0	0	0

Bit(s)	Name	Description
7:4	TXo_PA_TSSI_OFST	TXo 2.4G TX PA TSSI_Offset[3:0] [note] Calibration-free Field
3:0	TXo_PA_TSSI_SLOP	TXo 2.4G TX PA TSSI Slop [note] Calibration-free Field

57	<u>TXo PA TSSI MSB</u>	TXo PA TSSI Offset MSB	CC
----	------------------------	------------------------	----

Bit	7	6	5	4	3	2	1	0
Name	TXo_PA_TSSI_OFST							
Type	RW							
Reset	1	1	0	0	1	1	0	0

Bit(s)	Name	Description
7:0	TXo_PA_TSSI_OFST	TXo 2.4G TX PA TSSI_Offset[11:4]

Bit(s)	Name	Description
		[note] Calibration-free Field 0xCA: 7628 A/N 0xC8: 7628K

Driver compares current TSSI value with this TSSI reference value as a base to decide if real-time TX power compensation is required. 0xFF will be treated as invalid value. This function is controlled by 'external TX ALC' bit (NIC configuration1 bit1) or 'internal TX ALC ' bit (NIC configuration1 bit13).

2.15 2.4G Tx0 Target Power (0x58h)

58	<u>TXo POWER</u>	TXo TX Power	23					
Bit	7	6	5	4	3	2	1	0
Name	TXo_TX_PWR							
Type	RW							
Reset	0	0	1	0	0	0	1	1

Bit(s)	Name	Description
7:0	TXo_TX_PWR	TXo 2.4G TX power (54Mbps, dBm)

2.16 2.4G Tx0 Power Low/Middle/High Channel (0x59h ~ 0x5Bh)

59	<u>TXo PWR OFST L</u>	TXo TX Power Offset Low	00					
Bit	7	6	5	4	3	2	1	0
Name	TXo_TX_P WR_EN	TXo_TX_P WR_INC	TXo_TX_PWR_OFST_L					
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	TXo_TX_PWR_EN	TXo 2.4G TX power offset Enable 0: Disable 1: Enable
6	TXo_TX_PWR_INC	TXo 2.4G TX power offset Increase 0: Decrease 1: Increase
5:0	TXo_TX_PWR_OFST_L	TXo 2.4G TX power offset low(CH1~5)(delta,dB)

5A TXo_PWR_OFST_M **TXo TX
Power
Offset
Middle** **00**

Bit	7	6	5	4	3	2	1	0
Name	TXo_TX_P WR_EN	TXo_TX_P WR_INC	TXo_TX_PWR_OFST_M					
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	TXo_TX_PWR_EN	TXo 2.4G TX power offset Enable 0: Disable 1: Enable
6	TXo_TX_PWR_INC	TXo 2.4G TX power offset Increase 0: Decrease 1: Increase
5:0	TXo_TX_PWR_OFST_M	TXo 2.4G TX power offset middle(CH6~10)(delta,dB)

5B TXo_PWR_OFST_H **TXo TX
Power
Offset
High** **00**

Bit	7	6	5	4	3	2	1	0
Name	TXo_TX_P WR_EN	TXo_TX_P WR_INC	TXo_TX_PWR_OFST_H					
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	TXo_TX_PWR_EN	TXo 2.4G TX power offset Enable 0: Disable 1: Enable
6	TXo_TX_PWR_INC	TXo 2.4G TX power offset Increase 0: Decrease 1: Increase
5:0	TXo_TX_PWR_OFST_H	TXo 2.4G TX power offset high(CH11~14)(delta,dB)

0x59~0x5B are used as channel TX power compensation in customer production line. Customers could set different TX power compensation value according to different PCB design to reach flatter power responds. For example
If customers found PCB had 1.5dB higher power variation in low channels and 1.5dB lower power variation in high channels.
Customer could use channel compensation offset to get flatter performance like setting as below.

Offset	Description	Example
0x59	TX0 2.4G Tx power offset low (CH1~5)(delta,dB)	0x83=> means SW will decrease 3 step(around -1.5dB) corresponding to TX0 2.4G TX power setting.
0x5A	TX0 2.4G Tx power offset middle (CH6~10)(delta,dB)	0x80=> means SW will decrease 0 step(around 0dB) corresponding to TX0 2.4G TX power setting.
0x5B	TX0 2.4G Tx power offset high (CH11~14)(delta,dB)	0xC3=> means SW will increase 3 step(around +1.5dB) corresponding to TX0 2.4G TX power setting.

2.17 2.4G Tx1 Power Slope /offset (0x5Ch~0x5Dh)

5C	<u>TX1 PA TSSI LSB</u>	TX1 PA TSSI slope and Offset	40
----	-------------------------------	-------------------------------------	----

Bit	7	6	5	4	3	2	1	0
Name	TX1_PA_TSSI_OFST				TX1_PA_TSSI_SLOP			
Type	RW				RW			
Reset	0	1	0	0	0	0	0	0

Bit(s)	Name	Description
7:4	TX1_PA_TSSI_OFST	TX1 2.4G TX PA TSSI Offset[3:0] [note] Calibration-free Field
3:0	TX1_PA_TSSI_SLOP	TX1 2.4G TX PA TSSI Slop [note] Calibration-free Field

5D	<u>TX1 PA TSSI MSB</u>	TX1 PA TSSI Offset MSB	CC
----	-------------------------------	-------------------------------	----

Bit	7	6	5	4	3	2	1	0
Name	TX1_PA_TSSI_OFST							
Type	RW							
Reset	1	1	0	0	1	1	0	0

Bit(s)	Name	Description
7:0	TX1_PA_TSSI_OFST	TX1 2.4G TX PA TSSI Offset[11:4] [note] Calibration-free Field

2.18 2.4G Tx1 Target Power (0x5Eh)

5E	<u>TX1 POWER</u>	TX1 TX	23
----	-------------------------	---------------	----

Power

Bit	7	6	5	4	3	2	1	0
Name	TX1_TX_PWR							
Type	RW							
Reset	0	0	1	0	0	0	1	1

Bit(s)	Name	Description
7:0	TX1_TX_PWR	TX1 2.4G TX power (54Mbps, dBm)

2.19 2.4G Tx1 Power Offset Low/Middle/High Channel(0x5Fh~0x61h)

5F TX1_PWR_OFST_L TX1 TX Power Offset Low 00

Bit	7	6	5	4	3	2	1	0
Name	TX1_TX_PWR_EN	TX1_TX_PWR_INC	TX1_TX_PWR_OFST_L					
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	TX1_TX_PWR_EN	TX1 2.4G TX power offset Enable 0: Disable 1: Enable
6	TX1_TX_PWR_INC	TX1 2.4G TX power offset Increase 0: Decrease 1: Increase
5:0	TX1_TX_PWR_OFST_L	TX1 2.4G TX power offset low(CH1~5)(delta,dB)

60 TX1_PWR_OFST_M TX1 TX Power Offset Middle 00

Bit	7	6	5	4	3	2	1	0
Name	TX1_TX_PWR_EN	TX1_TX_PWR_INC	TX1_TX_PWR_OFST_M					
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	TX1_TX_PWR_EN	TX1 2.4G TX power offset Enable 0: Disable 1: Enable
6	TX1_TX_PWR_INC	TX1 2.4G TX power offset Increase 0: Decrease 1: Increase

Bit(s)	Name	Description
5:0	TX1_TX_PWR_OFST_M	TX1 2.4G TX power offset middle(CH6~10)(delta,dB)

61 TX1_PWR_OFST_H **TX1 TX Power Offset High** **00**

Bit	7	6	5	4	3	2	1	0
Name	TX1_TX_PWR_EN	TX1_TX_PWR_INC	TX1_TX_PWR_OFST_H					
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	TX1_TX_PWR_EN	TX1 2.4G TX power offset Enable 0: Disable 1: Enable
6	TX1_TX_PWR_INC	TX1 2.4G TX power offset Increase 0: Decrease 1: Increase
5:0	TX1_TX_PWR_OFST_H	TX1 2.4G TX power offset high(CH11~14)(delta,dB)

2.20 2.4G Tx rate power configuration (0xA0h~0xBFh)

A0 TX_PWR_CCK_0 **2.4GHz TX Power for CCK 1M/2M** **C6**

Bit	7	6	5	4	3	2	1	0
Name	TX_PWR_COMP_EN	TX_PWR_INC	TX_PWR_DELTA					
Type	RW	RW	RW					
Reset	1	1	0	0	0	1	1	0

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compensation Enable 0: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value 0: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

A1 TX_PWR_CCK_1 **2.4GHz** **C6**

**TX Power
for CCK
5.5M/11M**

Bit	7	6	5	4	3	2	1	0
Name	TX_PWR_COMP_EN	TX_PWR_INC	TX_PWR_DELTA					
Type	RW	RW	RW					
Reset	1	1	0	0	0	1	1	0

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compensation Enable 0: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value 0: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

A2 TX PWR OFDM 0 2.4GHz TX Power for OFDM 6M/9M C6

Bit	7	6	5	4	3	2	1	0
Name	TX_PWR_COMP_EN	TX_PWR_INC	TX_PWR_DELTA					
Type	RW	RW	RW					
Reset	1	1	0	0	0	1	1	0

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compensation Enable 0: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value 0: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

A3 TX PWR OFDM 1 2.4GHz TX Power for OFDM 12M/18M C6

Bit	7	6	5	4	3	2	1	0
Name	TX_PWR_COMP_EN	TX_PWR_INC	TX_PWR_DELTA					
Type	RW	RW	RW					
Reset	1	1	0	0	0	1	1	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable 0: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value 0: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

A4 TX_PWR_OFDM_2 **2.4GHz TX Power for OFDM 24M/36M** C6

Bit	7	6	5	4	3	2	1	0
Name	TX_PWR_COMP_EN	TX_PWR_INC	TX_PWR_DELTA					
Type	RW	RW	RW					
Reset	1	1	0	0	0	1	1	0

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable 0: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value 0: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

A5 TX_PWR_OFDM_3 **2.4GHz TX Power for OFDM 48M** C6

Bit	7	6	5	4	3	2	1	0
Name	TX_PWR_COMP_EN	TX_PWR_INC	TX_PWR_DELTA					
Type	RW	RW	RW					
Reset	1	1	0	0	0	1	1	0

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable 0: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value 0: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable 0: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value 0: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

A9 TX_PWR_HT_MCS_2 **2.4GHz TX Power for HT MCS=1,2/9,10** C6

Bit	7	6	5	4	3	2	1	0
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA					
Type	RW	RW	RW					
Reset	1	1	0	0	0	1	1	0

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable 0: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value 0: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

AA TX_PWR_HT_MCS_3 **2.4GHz TX Power for HT MCS=3,4/11,12** C6

Bit	7	6	5	4	3	2	1	0
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA					
Type	RW	RW	RW					
Reset	1	1	0	0	0	1	1	0

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable 0: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value 0: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

	OMP_EN	NC						
Type	RW	RW	RW					
Reset	1	1	0	0	0	1	1	0

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable 0: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value 0: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

Default value=0x00, 6bit signed 2's complement value. (1 step=0.5dBm)
0xA0~0xBE are used as TX rate power configuration in customer production line.
Customers could set different TX rate power according to different RF power requirement.

Example:
If the table content is :

Offset	Ex. Value	Description	Example description
A0h	C3	2G TX power for CCK 1M/2M	0xC3=> 2G 1~11M & 6~18M will have 1.5dB higher power than 54M.
A1h	C3	2G TX power for CCK 5.5M/11M	
A2h	C3	2G TX power for OFDM 6M/9M	
A3h	C3	2G TX power for OFDM 12M/18M	
A4h	0	2G TX power for OFDM 24M/36M	
A5h	0	2G TX power for OFDM 48M	
A6h	0	2G TX power for OFDM 54M	
A7h	C2	2G TX power for HT/VHT MCS=0/8	0xC2 => 2G HT MCS0-3 &MCS8-11 will have 1dB higher power than 54M. 0x82 => 2G HT MCS4-7 &MCS12-15 will have 1dB lower power than 54M.
A8h	C2	2G TX power for HT/VHT MCS=32	
A9h	82	2G TX power for HT/VHT MCS=1,2/9,10	
AAh	82	2G TX power for HT/VHT MCS=3,4/11,12	
ABh	C2	2G TX power for HT MCS=5/13	
ACh	C2	2G TX power for HT MCS=6/14	
ADh	82	2G TX power for HT MCS=7/15	

2.21 External LNA (0xC0h)

Co EXT LNA RX GAIN External LNA RX oo

GAIN

Bit	7	6	5	4	3	2	1	0
Name	EXT_LNA							
Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	EXT_LNA	External LNA

C1 EXT_LNA_RX_NF **External
LNA_RX
NF** **00**

Bit	7	6	5	4	3	2	1	0
Name	EXT_LNA							
Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	EXT_LNA	External LNA

C2 EXT_LNA_RX_P1DB **External
LNA_RX
P1_DB** **00**

Bit	7	6	5	4	3	2	1	0
Name	EXT_LNA							
Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	EXT_LNA	External LNA

C3 EXT_LNA_BP_GAINo **External
LNA
BYPASS
RX_GAIN
0** **00**

Bit	7	6	5	4	3	2	1	0
Name	EXT_LNA							
Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	EXT_LNA	External LNA

C4 EXT_LNA_BP_GAIN1 External LNA BYPASS RX GAIN 1 00

Bit	7	6	5	4	3	2	1	0
Name	EXT_LNA							
Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	EXT_LNA	External LNA

CODA_REG_EXT_LNA_BP_P2DB

2.22 2.4GHz Step Number (0xC6h)

C6 STEP_NUM_NEG_7 Step Number for -7 00

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -7

C7 STEP_NUM_NEG_6 Step Number for -6 00

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -6

C8 STEP_NUM_NEG_5 Step Number for -5 00

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							

Type	RW							
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -5

C9 STEP_NUM_NEG_4 **Step Number for -4** **1A**

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	0	0	1	1	0	1	0

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -4

CA STEP_NUM_NEG_3 **Step Number for -3** **22**

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	0	1	0	0	0	1	0

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -3

CB STEP_NUM_NEG_2 **Step Number for -2** **2A**

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	0	1	0	1	0	1	0

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -2

CC STEP_NUM_NEG_1 **Step Number for -1** **31**

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							

Type	RW							
Reset	0	0	1	1	0	0	0	1

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -1

CD STEP_NUM_NEG_0 Step Number for -0 35

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	0	1	1	0	1	0	1

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -0

CE STEP_NUM_REF 2.4GHz Reference Step 01

Bit	7	6	5	4	3	2	1	0
Name	STEP_REF							
Type	RW							
Reset	0	0	0	0	0	0	0	1

Bit(s)	Name	Description
7:0	STEP_REF	2.4GHz Reference Step

CF STEP_NUM_TEMP 2.4GHz Reference Temperature 35

Bit	7	6	5	4	3	2	1	0
Name	STEP_TEMP							
Type	RW							
Reset	0	0	1	1	0	1	0	1

Bit(s)	Name	Description
7:0	STEP_TEMP	2.4GHz Reference Temperature

Do STEP_NUM_POS_1 Step Number for +1 39

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	0	1	1	1	0	0	1

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +1

D1 **STEP_NUM POS 2** **Step Number for +2** **40**

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	1	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +2

D2 **STEP_NUM POS 3** **Step Number for +3** **46**

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	1	0	0	0	1	1	0

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +3

D3 **STEP_NUM POS 4** **Step Number for +4** **4D**

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	1	0	0	1	1	0	1

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +4

D4 **STEP_NUM POS 5** **Step Number for +5** **7F**

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	1	1	1	1	1	1	1

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +5

D5 STEP_NUM POS 6 Step Number for +6 7F

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	1	1	1	1	1	1	1

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +6

D6 STEP_NUM POS 7 Step Number for +7 7F

Bit	7	6	5	4	3	2	1	0
Name	STEP_NUM							
Type	RW							
Reset	0	1	1	1	1	1	1	1

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +7

2.23 Frequency offset (0xF4h ~ 0xF6h)

F4 XTAL_CAL Frequency Offset (XTAL Calibration) Co

Bit	7	6	5	4	3	2	1	0
Name	XTAL_CAP_VLD	XTAL_CAP						
Type	RW	RW						
Reset	1	1	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
7	XTAL_CAP_VLD	XTAL Cpa. Code Valid [note] Calibration-free Field
6:0	XTAL_CAP	XTAL Cap. Code [note] Calibration-free Field

F5 **XTAL_TRIM2** **XTAL Trim 2 Compensation (on RFB)** **00**

Bit	7	6	5	4	3	2	1	0
Name	XTAL_TRIM2_EN	XTAL_TRIM2_DEC	XTAL_TRIM2					
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	XTAL_TRIM2_EN	XTAL Trim 2 Enable 0: Disable 1: Enable
6	XTAL_TRIM2_DEC	XTAL Trim 2 Decrease 0: Increase 1: Decrease
5:0	XTAL_TRIM2	XTAL Trim 2 Value

F6 **XTAL_TRIM3** **XTAL Trim 3 Compensation** **00**

Bit	7	6	5	4	3	2	1	0
Name	XTAL_TRIM3_EN	XTAL_TRIM3_DEC	XTAL_TRIM3					
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	XTAL_TRIM3_EN	XTAL Trim 3 Enable 0: Disable 1: Enable
6	XTAL_TRIM3_DEC	XTAL Trim 3 Decrease 0: Increase 1: Decrease
5:0	XTAL_TRIM3	XTAL Trim 3 Value

0xF4 is used for MTK FT test only for crystal calibration-free feature .

MTK wafer manufactory used 0xF4, bit 0~6, to store frequency offset value which is measured under MTK FT environment. Each IC has each corresponding frequency offset .

Bit 7 of 0xF4 is used to enable to apply crystal code vale. "1" means enable and "0" means disable. While Bit7 is 0 (disable), it means rom code will not use crystal value of 0xF4 but use crystal code default value in rom code. Default is "1" (enable).

0xF5/0xF6 is used for crystal re-calibration purpose in customer production line

If customers want to re-do frequency trimming in customer production line, please use 0xF5/F6 as second /third frequency offset. Rom/Firmware code will check 0xF5/0xF6 Bit7 to decide the crystal trim code need to be compensated or not. Here is the formula :

```

If (0xF4[7] == 1 && 0xF5[7] == 1 && 0xF6[7] == 1)
    Final xtal trim code = 0xF4[6:0] +/- 0xF5[5:0] +/- 0xF6[5:0];
    // the increase/decrease(+/-) depends on 0xF5/F6[6]'s value
Else if( (0xF4[7] == 1 && 0xF5[7] == 1 )
    Final xtal trim code = 0xF4[6:0] +/- 0xF5[5:0];
Else if( (0xF4[7] == 1)
    Final xtal trim code = 0xF4[6:0];
Else
    Use rom code default vale.
  
```

2.24 Reserved for Customer (0x140h~0x1EFh)