





A




LINK0	SPI_CS1	WLED_N
GPIO42	SPI_MISO	UART_TXD1
	SPI_MOSI	UART_RXD0
	SPI_CS0	UART_TXD0
		VDD_FLASH
GPIO41	SPI_CLK	
GPIO40	GPIO14	
GPIO39	GPIO15	
CPURST_N	GPIO16	
WPS_RST_PBC	GPIO17	
REF_CLK	PWM_CH0	
I2S_SDI	PWM_CH1	
I2S_SDO	TXD2/PWM2	
I2S_WS	RXD2/PWM3	
I2S_CLK	GPIO_0	
I2C_SCLCK	SD_WP	
I2C_SD	UART_RXD0	
SD_D0	UART_TXD0	
SD_CLK	SD_CD	
SD_CMD	SD_D1	
SD_D3	RX1_P	
SD_D2	PCIE_CK0	
TXO_N	PCIE_CKN0	
TXO_P	PCIE_TXP0	
RX1_N	PCIE_TXN0	



B



C



D

1

2

3

4

A

A

B

B

C

C

D


D

1


2

3

4



[MT7688AN-IOT] 1. 1.8V for DDR2 2. 2.5V for DDR1 configured by SW



Bootstrapping Pins Description

Pin Name	Boot Strapping Signal Name	Description
UART_TXD1	DBG_JTAG_MODE	0: JTAG_MODE 1: EPHY_LED (default)
PERST_N	XTAL_FREQ_SEL	0: 25 MHz DIP 1: 40 MHz SMD
I2S_SDO	DRAM_TYPE	1: DDR1 0: DDR2 [note] This pin is valid for MT7628AN only. It needs to be pull-low for 7628KN which only supports DDR1.
{SPI_MOSI, SPI_CLK, SPI_CS1}	CHIP_MODE[2:0]	A vector to set chip function/test/debug modes. 000: Boot from PLL (boot from SPI 3-Byte Addr) 001: Boot from PLL (boot from SPI 4-Byte Addr) 010: Boot from XTAL (boot from SPI 3-Byte Addr) 011: Boot from XTAL (boot from SPI 4-Byte Addr)
PAD_TXD0	EXT_BGCK	1: Test Mode 0: Normal (default)